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Abstract 
This paper presents a partitioning approach to improve the Trojan detection process. The proposed transition probability based 
method tries to partition combinational circuits for pseudo exhaustive testing. The nodes of digital circuit in which the transition 
probability is less than predefined threshold mark as the potential point for hardware Trojan insertion. Thus, our objective is new 
circuit partitioning method to increase the transition probability of the potential points. We propose I-PIFAN partitioning 
algorithm in which the optimal size of primary input cone (N) and Fan-out (F) values are selected to partition a given 
combinational circuit. The partitioning method determines the optimal values of N and F to increase the transition probability and 
minimize 1) the number of test vector, 2) the number of partitions and 3) the critical path delay. This work ensures that all nodes 
with low transition probability pass the threshold after partitioning. The proposed algorithm reduces the test time of digital 
combinational circuits and improves Trojan detection quality. The partitioning method is applied to the ISCAS’85 benchmark 
circuits and the simulation results show the test vectors reduction and improvement of transition probabilities. 
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1. Introduction  
With spread of globalization of the semiconductor industry, in order to reduce the manufacturing cost, the ICs 
(Integrated Circuit) fabrication has led to the outsourcing to untrusted foundries. So, the Trust of ICs is recently an 
emerging problem for some critical applications, such as military and communication. An adversary can maliciously 
alter the integrated circuits (ICs) during design and fabrication process by the insertion of malicious circuitry. 
Hence, the ICs may include hidden functions that work in rare conditions that are called “Hardware Trojan”. They 
are located in low controllability and observability positions [1, 2, 3]. So they are inactive for the most time span 
and are triggered under very rare conditions at the internal nodes. 
In order to detect the Trojans in a circuit, they must be activated and then their effects propagated to the primary 
output [4, 5]. Thus, the Trojan detection methods require test vectors to generate transition signal on rare transition 
nodes.  Exhaustive testing methods for a circuits with M inputs requires M2 test vector. For large M, exhaustive 
testing is a time consumed and impractical method [6]. 
The pseudo exhaustive testing is a fast testing method that proposed by McCluskey [7]. The pseudo exhaustive 
testing method partitions the circuit in which each partition contains fraction of primary inputs. Authors in [8]  
developed the PIFAN partitioning algorithm based on the primary input cone and the Fan-out of each gate. Shaer 
and Dip in 2002 propose the improved PIFAN, I-PIFAN which is more effective to minimize the number of test 
vector and the number of partitions [9, 10].  
In this article, a transition probability based approach is proposed to increase the 0-controlability and 1-
controlability of rare transition points in which the I-PIFAN algorithm is used to find optimal values of N and F. 
Also the proposed method minimizes the number of test vector, the number of partitions and decreases the longest 
path delay.  
The rest of the paper is organized as follows. In Section 2, the I-PIFAN partitioning algorithm is presented. The 
transition probability based partitioning discussed in section 3.  Experimental results are shown in Sections 4 and the 
paper is concluded in section 5.   
2. The I-PIFAN Algorithm 
The I-PIFAN partitioning algorithm uses primary inputs (PI) cone and the Fan-Out (FO) of each node to partition 
the circuit. The partition is made by adding a PI and a PO (Primary Output) to partition point. If the node is not an 
inverter or buffer, and its PI cone is greater than one, it would be partible. So the I-PIFAN contains two different 
phases and needs two predefined constant F and N. During Phase-I, the FO of all nodes is compared with F. Then a 
multiplexer as a partition point is located at that nodes in which FO is greater than F. In Phase-II, the primary input  
(PI) of each gate is compared with another constant (N), and if PI of that gate is greater than N and the gate is not a 
buffer or inverter, a partitioning point is located at the output of the gate. Then the new value of PI and FO of all 
gates is calculated [11].  
Figure 1and 2 show the Phase I and Phase II of the I-PIFAN partitioning algorithm respectively. 
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Fig.1. Flow chart of Phase I of I-PIFAN algorithm 
 
 
 
Fig. 2. Flow chart of Phase II of I-PIFAN algorithm 
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2.1. Partitioning representation  
Figure 3 shows a sample circuit which is partitioned by the I-PIFAN algorithm. This circuit has 8 primary inputs and 
1 primary output. So, the number of test vector required for exhaustive test is 2562 8  . In figure 3 the PI and FO 
are depicted on the gates as (PI, FO). To run the partitioning algorithm N=4 and F=3 are selected.  
 
a)                                                                 b)                                                                       c) 
Fig. 3.a) A sample circuit which the values of primary input (PI) and Fan-Out (FO) are shown as (PI, FO)  
b) The circuit after phase I of I-PIFAN;  c) The circuit after phase II of I-PIFAN  
The circuit is partitioned by the I-PIFAN algorithm and the figures (4-a) and (4-b) illustrate the phase-I and phase-II 
of the algorithm respectively. 
The required test vectors for the partition circuit are 40)22*2( 34   which shows strongly reduced test 
vectors after partitioning. 
3. The proposed  fitness function for circuit partitioning 
There are some points in circuit with very low transition probability which are potential location to insert 
hardware Trojan. Thus the circuit partitioning is needed to increase the transition probability and decrease the test 
time of large circuits. In this paper the controllability of SCOAP testability measures is used [14, 15]. Controllability 
reflects the difficulty of setting a signal line to a required logic value from primary inputs and the value of 
controllability measures range between 1 to infinite.  
In our proposed method, to partition a given circuit and select the optimal value of N and F, five factors are 
considered: hardware overhead, testing time, longest path, improvement of transition probability and controllability. 
Hardware overhead is determined by the number of partitioning. Testing time is estimated using the number of test 
vectors after partitioning. On the other hand, we try to increase the transition probability of gates that their transition 
is less than the predefined threshold, Such that the transition probability of all gates reaches to the top of the 
threshold. Also, the partitions must be select to reduce the controllability measures. So, the proposed method 
improves the test time of circuits and increases the probability of Trojan detection. 
 
The fitness function of proposed method is given by: 
).(
))1,0(min(
TPIavg
contrcontravgCPTVPf                 (1) 
 
  where , and  are the weight of factors and P is the number of normalized partition and TV is the number of 
normalized test vector and CP is normalized longest path. Avg (min (contr 0, contr 1)) is the average of minimum 
normalized 0-controllability or 1-controllability. Also, avg (I.TP) is the average of improvement in the transition 
probability of gates which their transition probability is less than the threshold.  
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First, the transition probability of all gates is calculated and the gates with low transition probability are detected. If 
the transition probability is lower than the threshold so the gate is potentially suitable to place Hardware Trojan. To 
obtain transition probability, the P1 is considered as signal probability and the transition probability from 0 to 1 or 1 
to 0 is given by Pt=P0*P1, where P0 =1-P1 [12,13]. 
Figure 4.a shows the transition probability calculation. In figure 4 random patterns of inputs, with signal probability 
of ½ is used. The gate marked with a red rectangle has transition probability less than the predefined threshold (Pt=
 256/1256/255 0.004). 
 
a) Transition probability threshold before partitioning: 0.003      b)Transition probability threshold after partitioning: 0.05 
Fig.4. (a) P0 and P1 probability before partitioning; (b) P0 and P1 probability after partitioning 
Figure 4.b shows the probability P0 and P1 after circuit partitioning. As shown in figure 4 the transition 
probability of all gates is modified. 
The partitioning also affects the 0-controllability and 1-controllability which is shown in figure 5. 
 
 
                                                  a)                                                                                                                 b)  
Fig.5. (a) 0-controllability and 1-controllability before partitioning; (b) 0-controllability and 1- controllability after partitioning 
 
4.  Simulation Results 
Our proposed partitioning algorithm is implemented in C++. The ranges of N and F would be selected and then the 
I-PIFAN algorithm is applied to understudy circuit. Then the main parameters such as: the number of partitions, the 
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number of test vectors, the effect of partitioning on critical path and the improvement of transition probability and 
the average of minimum controllability 0 and 1 are obtained.  
To evaluate the proposed partitioning algorithm the ISCAS’85 benchmark circuits are considered. The circuits 
are introduced in Table 1. Table 1 shows the number of primary input, the number of primary output, the number of 
test vector without partitioning, the transition probability threshold and the number of gates with transition 
probability less than the determined threshold as called “Trojan gate”. Table 2 shows the simulation results in which 
the weighting coefficients are equal. In this table, the optimal values of N and F, the number of partitions, the 
number of test vectors, the partitioning effect on critical path and the average of minimum controllability 0 and 1 
each partitions respectively is shown. In Table 2 and 3, we try to optimize the number of partition, the number of 
test vectors and the critical path delay. The proposed partitioning algorithm reduces the critical path delay and also 
increases the transition probability of all gates. We choose another threshold in order to increase the transition 
probability and improving Trojan detection. As shown in table 4, in order to increase the transition probability 
threshold for improving Trojan detection, the number of partitions is increased.  
Table 1. ISCAS’85 benchmark circuit. 
Circuit             # of PI                # of PO            # of TV without   
                                                                                  portioning                 
Threshold                # of  potential Trojan   
C432                  36                           7                   101087.6   8104                                      6  
C499                  41                          32                  121020.2   3108                                      32 
C880                  60                          26                  181015.1    
C1355                41                          32                   12102.2   
5105                                      11 
3108                               32 
Table2.I-PIFAN comparison  based on equal weighting coefficient and  # of partitions using fitness function f. 
     The weighting coefficient are equal   
Circuit          N      F    # of par        #of TV       %CP      min(contr)      N     F   # of par 
best partitioning based on # of part 
# of TV           %CP         min(contr)               threshold 
C432           20      8        18        51049.9         33.1       10.3            20      8         18 51049.9          33.1         10.3                    510   
C499           15      8         8        51047.1       45.45     26              14      12        8 51047.1      45.45        26                     3108   
C880           14      8        20       51086.1      29.1        10.8           14       8        20 
C1355        16       9         8       51047.1       69.68       26             14      12        8 
51086.1       29.1         10.8                3104   
51047.1      69.68        26                   3108   
 
Table3.I-PIFAN comparison  based on # of test vector and % of critical path using fitness function f. 
Best partitioning based on # of Test Vector 
Circuit          N      F    # of par        #of TV       % CP    min(contr)        N     F   # of par    
best partitioning based on % of CP 
# of TV        %CP         min(contr)               threshold 
C432           15      8       30         51016.1          73.1        9.4            17     13        23 51012.3         75.1           11.2                      510   
C499           16     10       8          51047.1      45.45      26             15     11         8    51047.1       45.45          26                    3108   
C880           14      8       20         51086.1       29.1      10.8          16      42         7 
C1355        16      10        8         51047.1       69.68       26           16     11         8 
61034.3       54.2           12.8                3104   
51047.1      69.68          26                   3108   
 
Table 4.the optimal partitioning with greater transition probability 
Circuit              N                F          # of  Par          # of TV             % of CP            min(contr)         threshold 
C432                 14              8            35                  5108.1    93.4                   12.2                3109   
C499                 12              9            47                  4104.4   90.90                  28.2                  210   
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C880                  16           11            33                  61038.1    
C1355                12             9            47                  4104.4   
63.4                    13.3                
2105   
86.21                  28.2                   210   
  
5. Conclusion 
In this paper, in ordr to partition the ciruits, the improvement in transition probability and controrllability is 
considered. Increasing the transition probability help us to reach the better test time and to detect the Trojans that 
inserts in the points with low transition probability. Also proposed fitness function lead to  the optimal value of N 
and F for partitioning algorithm. The optimal values of N and F ensure the transition probability of all point is 
greater than the selected threshold and accelerate the testing process.  
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